The design of a memory controller for DDR SDRAM

  • 139
  • 123